

CLAIMS

What is claimed is:

- 1           1.    A method to conserve power comprising:  
2                in a digital signal processor integrated circuit  
3                including an internal memory, a reduced instruction set  
4                computing (RISC) processor and one or more digital  
5                signal processing (DSP) units,  
6                selectively swapping activity between the  
7                RISC processor and the one or more DSP units;  
8                selectively stopping the clocking of  
9                respective one or more DSP units; and  
10              selectively activating one of a plurality of  
11              memory clusters in the internal memory and  
12              maintaining a state of all other memory clusters.
- 1           2.    The method of claim 1, wherein  
2                the selective swapping activity between the RISC  
3                processor and the one or more DSP units includes  
4                activating and inactivating bus drivers on data paths  
5                in the RISC processor and the one or more DSP units.
- 1           3.    The method of claim 1, wherein  
2                selectively activating one of a plurality of memory  
3                clusters in the internal memory and maintaining a state of  
4                all other memory clusters includes  
5                selecting a data flow path between the activated memory  
6                cluster and the RISC processor and the one or more DSP units  
7                to change state while maintaining the state on data flow  
8                paths between the inactivated memory clusters and the RISC  
9                processor and the one or more DSP units.

1           4.    The method of claim 1, wherein  
2           the selective stopping the clocking of respective one  
3   or more DSP units is responsive to those one or more DSP  
4   units being inactive.

1           5.    The method of claim 1, wherein  
2           the selective stopping the clocking of respective one  
3   or more DSP units is responsive to those one or more DSP  
4   units not executing an instruction.

1           6.    The method of claim 1, wherein  
2           the selective activating one of the plurality of memory  
3   clusters in the internal memory is responsive to addressing  
4   a memory location within the respective one of the plurality  
5   of memory clusters.

1           7.    A method to conserve power in an integrated  
2   circuit comprising:  
3                    providing a bus multiplexer between a memory  
4                    storing operands and a functional unit of the  
5                    integrated circuit, the bus multiplexer and the  
6                    memory coupled to a global bus having a first bit  
7                    width, the bus multiplexer to receive data from  
8                    the memory on the global bus; and  
9                    selectively multiplexing the data on the  
10                   global bus of the first bit width onto a first  
11                   local bus in the functional unit, the first local  
12                   bus having a second bit width less than the first  
13                   bit width.

1           8.    The method of claim 7, wherein

2 the second bit width of the first local bus is less  
3 than the first bit width of the global bus to lower the  
4 switching capacitance.

1 9. The method of claim 7, wherein  
2 the routing length of the first local bus is greater  
3 than the routing length of the global bus.

1 10. The method of claim 7, further comprising:  
2 selectively multiplexing the data on the global bus of  
3 the first bit width onto a second local bus in the  
4 functional unit, the second local bus having a third bit  
5 width less than the first bit width and the second bit  
6 width.

1 11. The method of claim 10, wherein  
2 the second bit width of the first local bus and the  
3 third bit width of the second local bus is less than the  
4 first bit width of the global bus to lower the switching  
5 capacitance.

1 12. The method of claim 10, wherein  
2 the routing length of the first local bus and the  
3 second local bus is greater than the routing length of the  
4 global bus.

1 13. The method of claim 7, wherein  
2 the memory is a local data memory and the functional  
3 unit is a digital signal processing unit.

1 14. A method of laying out an integrated circuit to  
2 lower power consumption, the method comprising:

3 routing a first bus over a first length coupled  
4 between a data memory and a plurality of functional  
5 units, the first bus having a first bit width; and  
6 providing each of the plurality of functional  
7 units coupled to the first bus including  
8 a bus multiplexer to couple to the  
9 first bus and  
10 routing a second bus coupled to the bus  
11 multiplexer within the functional unit over a  
12 second length, the second bus having a second  
13 bit width.

1 15. The method of claim 14, wherein  
2 the second bit width of the second bus is less than the  
3 first bit width of the first bus to lower the switching  
4 capacitance.

1 16. The method of claim 14, wherein  
2 the first length of the first bus is less than the  
3 second length of the second bus.

1 17. The method of claim 14, wherein  
2 the providing each of the plurality of functional  
3 units coupled to the first bus further including  
4 routing a third bus coupled to the bus  
5 multiplexer within the functional unit over a  
6 third length, the third bus having a third  
7 bit width.

1 18. The method of claim 17, wherein  
2 the third bit width of the third bus and the second bit  
3 width of the second bus are less than the first bit width of  
4 the first bus to lower the switching capacitance.

1           19. The method of claim 17, wherein  
2           the first length of the first bus is less than the  
3           second length of the second bus and the third length of the  
4           third bus.

1           20. A bus state keeper comprising:  
2           a plurality of multiplexers each having a select input,  
3           a first input, a second input, and an output, the output  
4           coupled to each respective bit of a first bus to keep in a  
5           steady state when inactive, the first input coupled to each  
6           respective bit of a second bus, the select input of each of  
7           the plurality of multiplexers coupled to a select signal;  
8           and  
9           a plurality of flip flops each having a data input, a  
10          data output and a clock input, the data input coupled to  
11          each respective bit of the first bus, the data output  
12          coupled respectively to the second input of the plurality of  
13          multiplexers, the clock input coupled to a clock signal, the  
14          plurality of flip flops to store a state of the first bus.

1           21. The bus state keeper of claim 20, wherein,  
2           the plurality of flip flops are clocked by the clock  
3           signal to store a state of the first bus.

1           22. The bus state keeper of claim 20, wherein,  
2           the select signal input to each select input of the  
3           plurality of multiplexers selects between outputting from  
4           the plurality of multiplexers a stored state in the flip  
5           flops onto the first bus or outputting the state of the  
6           second bus onto the first bus.

1           23. The bus state keeper of claim 20, wherein,

2        the select signal input to each select input of the  
3        plurality of multiplexers selects to output from the  
4        plurality of multiplexers a stored state in the flip flops  
5        onto the first bus. to maintain a state of the first bus and  
6        conserve power.

1        24. The bus state keeper of claim 23, wherein,  
2        the select signal maintains a state of the first bus to  
3        conserve power.

1        25. A memory in an integrated circuit to conserve  
2        power comprising:  
3        a plurality of memory clusters, each of the plurality  
4        of memory clusters including  
5                one or more memory blocks to store data, and  
6                an output multiplexer; and  
7        a memory controller to receive addresses to the memory  
8        and control the flow of data into and out of the memory; and  
9        a plurality of buses and control lines coupled between  
10       the plurality of memory clusters and the memory controller  
11       to propagate address and data there-between and to control  
12       the activity of the plurality of memory clusters.

1        26. The memory of claim 25, wherein  
2        one of the control lines between the memory controller  
3        and the plurality of memory clusters is active to activate  
4        one of the plurality of memory clusters while others are  
5        inactive to conserve power.

1        27. The memory of claim 25, wherein  
2        each output multiplexer of each memory cluster couples  
3        to one of the plurality of buses between the plurality of  
4        memory clusters and the memory controller to output data

5 from one of the one or more memory blocks out of the memory,  
6 the output multiplexer includes

7 a bus multiplexer having inputs coupled to the one or  
8 more memory blocks of the memory cluster to receive data and  
9 an output, and

10 a bus state keeper coupled to the output of the bus  
11 multiplexer and the one of the plurality of buses between  
12 the plurality of memory clusters and the memory controller.

1 28. The memory of claim 27, wherein

2 one of the control lines between the memory controller  
3 and the one of the plurality of memory clusters is inactive  
4 to conserve power and the bus state keeper maintains the  
5 state of the one of the plurality of buses between the  
6 plurality of memory clusters and the memory controller.

1 29. The memory of claim 25, wherein

2 the memory controller includes a plurality of bus state  
3 keepers coupled to some of the plurality of buses between  
4 the plurality of memory clusters and the memory controller.

1 30. The memory of claim 29, wherein

2 one of the control lines between the memory controller  
3 and the one of the plurality of memory clusters is inactive  
4 to conserve power and the plurality of bus state keepers  
5 coupled to some of the plurality of buses between the  
6 plurality of memory clusters and the memory controller  
7 maintain the state of the some of the plurality of buses.

1 31. The memory of claim 25, wherein

2 one of the memory clusters is activated by one of the  
3 control lines while other memory clusters are deactivated by  
4 the other ones of the control lines to conserve power.

1        32. An integrated circuit comprising:  
2        a RISC controller to execute RISC instructions;  
3        one or more DSP units to execute DSP instructions; and  
4        a unified instruction pipeline coupled to the RISC  
5 controller and the one or more DSP units, the unified  
6 instruction pipeline to decode and initiate execution of the  
7 RISC instructions and the DSP instructions of a unified RISC  
8 and DSP instruction set.

1        33. The integrated circuit of claim 32, wherein  
2        the unified instruction pipeline reduces decode  
3 circuitry to conserve power otherwise needed to process RISC  
4 instructions and DSP instructions.

1        34. The integrated circuit of claim 32, wherein  
2 unified instruction pipeline includes  
3        a loop buffer to store instructions in a  
4        program loop and to decode and initiate execution of  
5        the instructions stored therein while in the program  
6        loop.

1        35. The integrated circuit of claim 34, wherein  
2        the loop buffer avoids continuous fetching of the  
3 instructions in the program loop from memory to conserve  
4 power.

1        36. A method of conserving power in an integrated  
2 circuit comprising:  
3        selectively activating only those buses within the  
4 integrated circuit that need to transfer data;  
5        selectively activating only those bits within active  
6 buses that need to change state; and  
7        maintaining the state of inactive buses.



1        37. The method of claim 36 wherein,  
2        the maintaining of the state of the inactive buses is  
3        performed by a bus state keeper.

1        38. The method of claim 36 further comprising:  
2        maintaining the state of bits within active buses that  
3        need not change state.

1        39. The method of claim 38 wherein  
2        the maintaining of the state of bits within active  
3        buses that need not change state is responsive to the type  
4        of data being transferred.